Plateformes de Calcul Embarqué Multi-Cœurs Certifiées pour la Sécurité de Vol

AvionicsCompute AC 20-193 Silicon Architecture

Hardware Partitioning, Inter-Core Contention Throttlers & Memory Bus Allocators

Central System: Quad-Core Deterministic SoC - Hardware-Throttled Crossbar Interconnect

Aviation Architecture Nodes

• Core 0: DAL A Flight Control
• Core 1: DAL B Navigation / FMS
• Core 2/3: Synthetic Vision / AI
• Hardware Performance Monitor Counters
• ECC Radiation-Hardened L2/L3 Cache

Architectural Layers & Protocol Stacks

• Silicon Interconnect Contention Control (Memory Bandwidth Throttling / Quality of Service (QoS) Arbiter): Hardware-based bandwidth regulators on memory controllers that prevent lower-criticality cores from saturating DDR buses.
• Cache Partitioning & Way-Reservation (ARM MPAM / Intel CAT (Cache Allocation Technology) / RISC-V PMP): Physical allocation of L2/L3 cache ways to dedicated cores, preventing cache eviction attacks or cross-core cache thrashing.
• ARINC 653 Space & Time OS Partitioning (ARINC 653 Part 1 Multi-Core Services / Hardware MMU Enforcement): Microsecond-level static time-slice allocation enforcing hard spatial memory boundaries and pre-allocated schedule tables.
• Radiation & Single-Event Effect Hardening (Triple Modular Redundancy (TMR) / Lock-Step Dual Cores): Continuous background SECDED ECC scrubbers on on-chip registers and lockstep execution for critical flight director operations.

Flight Telemetry Metrics: < 3% (Inter-Core Crossbar Contention Penalty) | 100% (FAA AC 20-193 Objective Satisfaction) | DAL A (Highest Certifiable Criticality Level) | 0 errors (Uncorrectable Single-Event Upsets (SEU))